

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/709,041	04/08/2004	Kiran V. Chatty	BUR920030188US1	3040
42221	7590 11/29/2005		EXAMINER	
	BOVE LODGE & HELECTRONICS DIVISI	WARREN, MATTHEW E		
1990 M STREET NW, SUITE 800			ART UNIT	PAPER NUMBER
	ON, DC 20036-3425		2815	

DATE MAILED: 11/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			·	(/2/(/			
		Application No.	Applicant(s)	· Pa			
		10/709,041	CHATTY ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Matthew E. Warren	2815				
Period fo	The MAILING DATE of this communication r Reply	appears on the cover sh	eet with the correspondence ac	Idress			
WHIC - Exten after 5 - If NO - Failur Any re	ORTENED STATUTORY PERIOD FOR RESERVER IS LONGER, FROM THE MAILING ISSUED IN THE MAILING IN THE MAILING ISSUED IN THE MAILING IN THE	G DATE OF THIS COMN R 1.136(a). In no event, however, n. eriod will apply and will expire SIX (tatute, cause the application to bec	MUNICATION. may a reply be timely filed 6) MONTHS from the mailing date of this come ABANDONED (35 U.S.C. § 133).	,			
Status							
1)	Responsive to communication(s) filed on <u>C</u>	08 April 2004.					
2a) <u></u> □	This action is FINAL . 2b)⊠ This action is non-final.						
<i>,</i> —	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is						
	closed in accordance with the practice und	ler <i>Ex parte Quayle</i> , 193	5 C.D. 11, 453 O.G. 213.				
Dispositi	on of Claims		·				
5)□ 6)⊠ 7)□	Claim(s) 1-15 is/are pending in the applica 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1-15 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction are	drawn from consideratio					
Applicati	on Papers			,			
10)⊠	The specification is objected to by the Exar The drawing(s) filed on <u>08 April 2004</u> is/are Applicant may not request that any objection to Replacement drawing sheet(s) including the co The oath or declaration is objected to by the	: a) ☐ accepted or b) ☑ the drawing(s) be held in a rrection is required if the dr	beyance. See 37 CFR 1.85(a). awing(s) is objected to. See 37 C				
Priority u	nder 35 U.S.C. § 119						
12)[/ a)[Acknowledgment is made of a claim for force All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Buttee the attached detailed Office action for a	nents have been received nents have been received priority documents have reau (PCT Rule 17.2(a))	d. d in Application No been received in this National	l Stage			
			•				
A44 = a4 4	445						
Attachment 1) Notice	(s) e of References Cited (PTO-892)	4) 🗍 Inter	rview Summary (PTO-413)				
2) 🔲 Notice 3) 🔯 Inforn	e of Draftsperson's Patent Drawing Review (PTO-948 nation Disclosure Statement(s) (PTO-1449 or PTO/SE No(s)/Mail Date 4/8/04, 6/15/04.) Pap	er No(s)/Mail Date ce of Informal Patent Application (PT	O-152)			

DETAILED ACTION

Drawings

Figures 1-3 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Objections

Claim 9 is objected to because of the following informalities: In line 2, "an P-well" should read "a P-well."

Claim 11 is objected to because of the following informalities: "Nto" should read "NMOSFET to ."

Claim 13 is objected to because of the following informalities: In line 10, "1/0" should read "I/O."

Claim 14 is objected to because of the following informalities: "to substrate contact" should read "to <u>said</u> substrate contact."

Appropriate correction is required.

Art Unit: 2815

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 9 and 11 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

In re claim 9, the specification and drawings do not show support for the limitation that the "N-band of N doped semiconductor material separates said N-well from said substrate. It is understood from the specification and drawings (see figure 4) that the N-band (40A and 40b) of N doped semiconductor material separates the P-well from the substrate. Therefore, for purposes of examination, it will be understood that the "N-band of N doped semiconductor material separates said <u>P-well</u> from said substrate"

In re claim 11, the specification and drawings do not show support for the limitation that "one of said N-wells is connected to a substrate contact." For instance, in figure 4, neither of the N-wells (37 or 38) is connected to any of the substrate contacts (44 or 50) (but N-well 37 is connected to voltage Vdd). For purposes of examination, the limitation will be understood to mean that "one of said N-wells is connected to a voltage" as is shown in figure 4 of the applicant's specification.

Application/Control Number: 10/709,041

Art Unit: 2815

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over the Applicant's Prior Art Figure 2B (APAF) in view of Ker et al. (US Pub. 2002/0122280 A1).

In re claim 1, the APAF 2B shows an ESD NMOSFET comprising : a substrate having first (37), second (31) and third wells (38) formed in said substrate, and separated by shallow well isolation regions (33 and 34), said first and third wells connected along a bottom thereof with a conductive band region (40) generally separating the bottom of said second well from said substrate; a source (25) and drain (26) region in said second well forming an FET, said drain being connected to an I/O pad (11) for protecting said pad against an ESD event; and a path of substrate material to increase the substrate resistance in the path of the current which flows through said I/O pad to a substrate contact (30) and drain (26) during an ESD event. The APAF shows all of the elements of the claims except the path of substrate material extending through an opening in the conductive band region. Ker et al. shows (fig. 5) an ESD protection device having first (60), second (42), and third (40) wells formed in a substrate. The first and third wells are connected along a bottom with a conductive band region (3201 and 3202). The conductive band region has an opening through which a path of the substrate material extends through it. With this configuration, the pArt Unit: 2815

well is partially connected to the substrate, the resistance is increased in that region, and the device is turned on more quickly [0047]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the conductive band region of the APAF by forming an opening in the conductive band as taught by Ker to increase the resistance in the path between the p-well and the common substrate, which would ultimately increase the trigger speed of the device.

In re claim 2, Ker shows (fig. 5) that said substrate has a contact (p+ region connected to P-well 36) which is outside of said first, second and third wells.

In re claim 3, the APAF 2B shows that said first and third wells are N-wells and said conductive band region comprises a semiconductor region which is N doped.

In re claim 4, Ker shows (fig. 5) that said conductive band region is segmented forming the resistive path to said substrate.

In re claim 5, the APAF 2B shows that said FET has a gate (27) connection and source (25) connected to said substrate contact (30).

In re claim 6, the combined references inherently show that said drain is connected through a matching impedance to said I/0 pad to provide a signal from a circuit on said substrate to said I/0 pad because the structure and materials are the same as the instant invention.

Claims 7, 8, and 10-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over the Applicant's Prior Art Figure 2B (APAF) in view of Ker et al. (US 6,566,715 B1).

Page 6

In re claim 7, the APAF 2B discloses [0024-0025] a method for decreasing the trigger voltage of an ESD NMOSFET comprising: locating said ESD NMOSFET in a well of a triple well CMOS structure, and connecting said ESD NFET to an I/O pad (11); and providing a resistive path (29) from said first well to a substrate contact (30), whereby the trigger voltage of the said ESD NMOSFET is reduced due to said resistive path between said substrate contact and said I/O pad. The APAF shows all of the elements of the claims except the contact being located outside of the triple well structure. Ker et al. discloses (col. 4, lines 6-50 and fig. 5B) a method for improving ESD protection by providing a resistive path (32') from the well of the MOS structure to a contact (46) formed outside one of the N-wells (44) of the device. With this configuration, the resistance in the conductive path is increase, ultimately improving the ESD performance (col. 4, lines 44-50). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the resistive path of the APAF by providing a longer path around one of the N-wells of the triple well structure as taught by Ker to increase the resistance and ultimately improve the ESD performance.

In re claim 8, Ker et al. shows (fig. 5 B) that said resistive path is an opening in said well to form a connection between said NMOSFET and said substrate contact.

In re claim 10, the APAF 2B discloses that said ESD NMOSFET further comprises connecting a gate connection and a source of said NMOSFET contact to said substrate.

, application, control real

Art Unit: 2815

In re claim 11, as far as understood, the APAF 2B shows that a second and third well of said triple well structure are N-Wells, and one of said N-wells is connected to a voltage (Vdd).

In re claim 12, the APAF 2B discloses that the method of connecting a gate of said NMOSFET to said substrate contact.

Claim 9, as far as understood, is rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Prior Art Figure 2B (APAF) in view of Ker et al. (US 6,566,715 B1) as applied to claim 7 above, and further in view of Ker et al. (US Pub. 2002/0122280 A1).

In re claim 9, the APAF and Ker '715 show all of the elements of the claims except the said well being a P-well with an N-band of N doped semiconductor material which separates said P-well from said substrate, and which includes an opening forming said resistive path. Ker et al. (Pub. '280) shows (fig. 5) an ESD protection device having first (60), second (42), and third (40) wells formed in a substrate. The first and third wells are connected along a bottom with a conductive band region (3201 and 3202). The conductive band region has an opening through which a path of the substrate material extends through it. With this configuration, the p-well is partially connected to the substrate, the resistance is increased in that region, and the device is turned on more quickly [0047]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the conductive band region of the APAF and Ker '715 by forming an opening in the conductive band as taught by

Ker "280 to increase the resistance in the path between the p-well and the common substrate, which would ultimately increase the trigger speed of the device.

Page 8

Claims 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over the Applicant's Prior Art Figure 2B (APAF) in view of Ker et al. (US Pub. 2002/0122280 A1).

In re claim 13, the APAF 2B shows an ESD NMOSFET comprising: a substrate having first (31), second (37) and third wells (38) formed in said substrate, said first well comprising a P-well (31) separated from second and third N-wells by shallow well isolation regions (33 and 34), said first well separated from said substrate along a bottom thereof with a conductive band region (40); a substrate contact (30); a source (25) and drain (26) region in said P-well forming a FET, said drain being connected to an I/O pad (11) for protecting said pad against an ESD event; and a resistive path (29) extending through the P-well which decreases the trigger voltage for the FET. The APAF shows all of the elements of the claims except the substrate contact outside of the first, second and third wells, and the resistive path extending through an opening in the conductive band region. Ker et al. shows (fig. 5) an ESD protection device having first (60), second (42), and third (40) wells formed in a substrate. The first and third wells are connected along a bottom with a conductive band region (3201 and 3202) and separate the first P-well from the substrate. The conductive band region has an opening through which a path of the substrate material extends through it. A substrate contact (p+ region connected to P-well 36) is formed outside of the first, second, and third wells.

Page 9

With this configuration, the p-well is partially connected to the substrate, the resistance is increased in that region, and the device is turned on more quickly [0047]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the conductive band region of the APAF by forming an opening in the conductive band as taught by Ker to increase the resistance in the path between the p-well and the common substrate, which would ultimately increase the trigger speed of the device.

In re claim 14, the APAF 2B shows that said FET source (25) and gate (27) are connected to the substrate contact (30).

In re claim 15, the APAF 2B shows that said source (25) is connected to said substrate contact (30).

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Dobkin (US 3,886,001) also shows an N-band of doped conductive material having an opening formed in it to provide a substrate resistor.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew E. Warren whose telephone number is (571) 272-1737. The examiner can normally be reached on Mon-Thur and alternating Fri 9:00-5:00pm.

Art Unit: 2815

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth Parker can be reached on (571) 272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MEW MEW

November 22, 2005